Skip to main content
x

Latest Researches in International Journals

A.  TITLE: ULTRA-LOW POWER VOLTAGE REFERENCE CIRCUIT UTILIZING A THRESHOLD VOLTAGE DIFFERENCE BETWEEN TWO CNFETS

Abstract:  This paper proposes a voltage reference circuit that exploits subthreshold conduction and threshold voltage difference between two carbon nanotube field effect transistors (CNFETs) to achieve ultra-low power consumption. The circuit produces a reference voltage of 203mV at 0.5V supply voltage, consumes only 3.42pW power and exhibits excellent temperature and power supply independence. The robustness of the proposed circuit for variations in carbon nanotube (CNT) diameter and inter CNT pitch variations is also presented with Monte Carlo simulations.

Publication Journal: ICTACT JOURNAL ON MICROELECTRONICS, APRIL 2018, VOLUME: 04, ISSUE: 01

link:Paper 1

 

 

TITLE:  Design of Analog Signal Processing Applications Using Carbon Nanotube Field Effect Transistor-Based Low-Power Folded Cascode Operational Amplifier

AbstractCarbon nanotube (CNT) is one of the embryonic technologies within recent inventions towards miniaturization of semiconductor devices and is gaining much attention due to very high throughput and very extensive series of applications in various analog/mixed signal applications of today’s high-speed era. 'e carbon nanotube field effect transistors (CNFETs) have been reconnoitred as the stimulating aspirant for the future generations of integrated circuit (IC) devices. CNFETs are being widely deliberated as probable replacement to silicon MOSFETs also. In this paper, different analog signal processing applications such as inverting amplifier, noninverting amplifier, summer, subtractor, differentiator, integrator, half-wave and full-wave rectifiers, clipper, clamper, inverting and noninverting comparators, peak detector, and zero crossing detector are implemented using lowpower folded cascode operational amplifier (op-amp) implemented using CNFET. 'e proposed CNFET-based analog signal processing applications are instigated at 32 nm technology node. Simulation results show that the proposed applications are properly implemented using novel folded cascode operational amplifier (FCOA) implemented using CNFET. 

 

Publication Journal: Hindawi Journal of Nanotechnology Volume 2018, Article ID 2301421, 15 pages https://doi.org/10.1155/2018/2301421 

link: Paper 2

 

 

 


Dr. A K KURESHI 

 Ph.D. (VLSI Design), ME (Extc),  BE (Extc)
 LMISTE, FIE, IEEE, CMI(UK)
 PG Teacher, PhD guide at SP Pune University and Dr. BAM University Aurangabad
Research: https://docs.google.com/document/d/1YgXnosST7tHHjVEhCSQMHd4j4Y490hsZADGT9VxoXWo/edit?usp=sharing